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PDN, why do we care?
Figure 1: A full PDN [1]
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Plane-Pair problem
Figure 2: Extract a plane pair, once we do the plane-pair problem for each layer,
we can cascade layers as part of the overall PCB simulation
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Goal
Develop a new efficient approach to model complex multilayer PCB
with many vias
Develop time and frequency-domain solvers
Design guidelines
Placement and number of decoupling capacitors
Decoupling capacitors leave a footprint (Poles and Zeros) in the
impedance profile
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Motivation, why PPP (Plane-Pair PEEC)?
Existing methods for PDN problems:
EM solutions: FDTD, FEM, Integral Equation models
conventional full-wave solution, too slow
Analytical solution: Cavity model
depends on the propagating modes, number of cavities
Complexity increases with the number of vias
PPP has nature advantages over other methods
I Fast and accurate
I PEEC models electric-field interactions as capacitances and
magnetic-field interactions as inductances
Conventional SPICE- like circuit solvers
Integral eq. → KCLs and KVLs
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PEEC equivalent circuit of a plane-pair
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Advantages
Speed-up due to matrix sparsification
I Orthogonal cells guarantee no X-Y coupling
I Take advantages of the opposing currents → Difference inductance
model [2]
I Mutual terms fall off quickly
Conclusion: Matrix can be sparsified which will speed up simulations
Speed-up due to multi-level meshing, fewer unknowns
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Advantages
PEEC model is based on finite sections partial inductances applicable
to any line length
Better than TL’s, per-unit-length values, which assumes an infinitely
long line
→ more accurate at discontinuities
e.g., hole or edges of the board
Integral eq. model for partial inductances
Differential eq. model for partial capacitances
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Decoupling capacitor models used for different solutions
Inductance solution only: Insert short or ESL
Time domain solution: Insert ESR, ESL and C
Frequency domain solution: ESR, ESL
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Partial inductance
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Simplest model for inductive behavior [2, 3]
Each of the connections includes a
partial inductance
N1 is shorted due the decoupling
capacitor
Inject a current into N4 due to IC,
switching or AC source at IC































Let’s write a KCL,
Ix1 + Iy1 + Ish = 0
and a KVL as well
VN1 − VN2 = sLpx11Ix1 + sLpx12Ix2
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With capacitance and conduction loss added
sC =

sC11 0 0 0
0 sC22 0 0
0 0 sC33 0
0 0 0 sC44
 A =

1 0 1 0
−1 0 0 1
0 1 −1 0




−sLpx11 −Rx11 −sLpx12 0 0
−sLpx21 −sLpx22 −Rx22 0 0
0 0 −sLpy11 −Ry11 −sLpy12
0 0 −sLpy21 −sLpy22 −Ry22

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Difference Inductance Model
Define the difference inductance as the coupling of any two sections k and
m, Lskm
Currents in opposite directions
Inductive coupling between sections decays fast











































Using Taylor series expansion under the condition that h << rkm ,
















Lskm decays fast, on the order of 1/r
3
Simplify diff. inductances → Faster evaluating mutual couplings
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10−3 per decade implies 1/r3
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3D plots of current density at vias
Figure 3: Close via spacing Figure 4: Far via spacing
Currents crowd near vias with a high spatial rate of change.
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Multi-level sub-meshing
Use orthogonal cells. Sub-meshing around the via.
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KCL weighting for sub-meshing
We subdivide the current so that no non-orthogonal cells are used.
Type I Node
VG6sCG6 + 0.75IG6,G2 + IG6,S6 + IG6,S3 + 0.75IG6,G5
= 0
Type II Node
VS3sCS3 + 0.25IG6,G2 + 0.25IG7,G3 + IS3,S7 + IS3,G7
+ IS3,G6 = 0
Type III Node
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Speed-up up to three-level sub-mesh
Table 1: Comparison between sub- and uniform mesh methods with an 80mmx80mm board
Unknowns L(pH) Time(sec)
CST N\A 345.7 N\A
Uni-mesh 77404 349.3 172.0
1 Sub-mesh 20108 355.7 13.6
2 Sub-mesh 6836 357.5 2.5
3 Sub-mesh 3852 358.5 1.5
Figure 5: Uniform mesh Figure 6: three-level sub-mesh
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Speed-up
























Figure 7: Run time comparison based on uniform and sub-mesh configurations.
Now, we can solve problem involving boards as large as 20cm x 20cm.
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Time domain MNA formulation
iC = C
d(Vk−Vl)





dt = kpxp + kp−1xp−1 + kp−2xp−2 − β
dxp−1
dt
Table 2: Numerical integration methods
Integration Method kp kp−1 kp−2 α β
Forward Euler 1/hp −1/hp 0 0 1
Backward Euler 1st order 1/hp −1/hp 0 1 0
Backward Euler 2nd order 1.5/hp −2/hp 1/2hp 1 0
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Time domain MNA formulation





















Time domain KCL: at time p, branch m, node l to k
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∑
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∑
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Time domain MNA formulation
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Instantaneous time impedance validation [4]
Board size : 50x50mm
Plane separation: h=0.6mm
Capacitor: 1uF, ESR=0.1Ω and
ESL=0.5nH
Unit step with 20ps rise time, the
worst case
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A typical IC waveform
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Time domain animation
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Impedance sweep validation
1 Board size 50mm×50mm
2 Plane separation h=0.254mm(10mil)
3 Via diameter = 0.25mm
4 Short is at (25,12.5) ; source is at (25,37.5)




























Figure 8: Impedance frequency spectrum
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Inductance example – Ring pattern
Figure 9: Ring pattern
Decap number Decap distance (radius r)
Case1 1, 2, 4, 8, 16, 32 12.7mm / 0.5”
Case2 1, 2, 4, 8, 16, 32 25.4mm / 1”
Case3 1, 2, 4, 8, 16, 32 50.8mm /2”
Case4 1, 2, 4, 8, 16, 32 76.2mm /3”
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Inductance example – Ring pattern results
































Figure 11: Inductance plot
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Summary
PPP
PPP is very flexible, can be use to build block solution
Matrix stamping is very flexible and efficient, time domain is faster
than frequency domain
Plane-pair, stack layers to form a complex PDN
Applications
SI/PI
PDN design guideline, helps designer makes informed decisions,
expecting the performance of the design
Future work
Create a simulation tool for designers which includes frequency-domain and
time-domain solvers together with optimization for component placement
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